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Abstract: Designing chaotic oscillators using complementary metal-oxide-semiconductor (CMOS)
integrated circuit technology for generating multi-scroll attractors has been a challenge. That
way, we introduce a current-mode piecewise-linear (PWL) function based on CMOS cells that
allow programmable generation of 2–7-scroll chaotic attractors. The mathematical model of the
chaotic oscillator designed herein has four coefficients and a PWL function, which can be varied
to provide a high value of the maximum Lyapunov exponent. The coefficients are implemented
electronically by designing operational transconductance amplifiers that allow programmability of
their transconductances. Design simulations of the chaotic oscillator are provided for the 0.35 µm
CMOS technology. Post-layout and process–voltage–temperature (PVT) variation simulations
demonstrate robustness of the multi-scroll chaotic attractors. Finally, we highlight the synchronization
of two seven-scroll attractors in a master–slave topology by generalized Hamiltonian forms and
observer approach. Simulation results show that the synchronized CMOS chaotic oscillators are
robust to PVT variations and are suitable for chaotic secure communication applications.
Keywords: chaos; current-mirror; current-mode; MOS transistor; PWL function; operational
transconductance amplifier; programmability; master–slave synchronization; PVT variations
1. Introduction
Chaotic systems have been studied for a long time and nowadays many examples of
electronic implementations using discrete devices can be found in the literature. However,
the big challenge remains the generation of multi-scroll attractors and their design using CMOS
integrated circuit (IC) technology to develop real life applications. For instance, the control and
synchronization of chaotic systems were first proposed no more than three decades ago [1–7],
from which some practical developments have impacted areas such as high-performance circuit
design (e.g., delta-sigma modulators and power converters), liquid mixing, chemical reactions,
biological systems (e.g., sensing signals produced in the human brain, heart or other organs), power
electronics, secure communication systems, etc. [8–13]. That way, this new and challenging line
for research and development is becoming highly inter-disciplinary, involving systems and control
engineers, theoretical and experimental physicist, applied mathematicians, physiologists and, above
all, IC design specialists.
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Relevant electronic implementations of chaotic oscillators are summarized in [14], where one can
see the usefulness of piecewise-linear (PWL) functions to generate attractors as for the well-known
double-scroll Chua’s circuit [15–18]. If the PWL function modeling the Chua’s diode is augmented to
have more break-points, by combining slopes, one can generate multi-scroll chaotic attractors [19,20].
In addition, adding more PWL functions allows generating multi-scroll attractors not only in one
direction (1D) [21,22], but also in two (2D) [23], three (3D) [24], and four directions (4D) [25].
From the electronic design point of view, the majority of chaotic oscillators are based on the
traditional voltage operational amplifier [26]. However, there are many drawbacks related to this
approach, such as requiring a high number of amplifiers and passive elements for its design, they
have low frequency response, and require high voltage biases up to ±18 V. On the other hand, as
already shown in [15,16], the good option to design CMOS chaotic oscillators is by using operational
transconductance amplifiers (OTAs), which are biased using low voltages of around ±1.65 V or lower,
and they provide higher frequency response than voltage amplifiers. However, the challenge in IC
design is the generation of multi-scroll attractors, for which up to now the highest number of scrolls
that have been generated is five [27,28]. In this manner, we introduce a CMOS design of a seven-scroll
attractor that is based on a new current-mode PWL function that can be programmed to generate
2–7-scroll attractors. We performed post-layout simulations using 0.35 µm CMOS technology from
AMS to guarantee robustness to process–voltage–temperature (PVT) variations. We also show the
synchronization of two seven-scroll attractors to highlight that the proposed CMOS design can be
suitable to develop applications in security and Internet of Things (IoT).
The rest of this article shows the CMOS design of a chaotic oscillator using OTAs and a new
programmable current-mode PWL function to generate up to seven scrolls. The chaotic oscillator has
four coefficients that have been optimized in [29–32] to provide a high maximum Lyapunov exponent
(MLE). Section 2 lists feasible solutions providing different values of MLE. It is worth mentioning
that the seminal work in [33] introduced the first algorithm to compute Lyapunov exponents from
experimental chaotic time series. Afterwards, other authors introduced different approaches to
compute MLE [34–38]. Section 3 details the design of the OTA that allows programmability of the
transconductance, and introduces our proposed current-mode PWL function. The whole CMOS
chaotic oscillator is introduced in Section 4, where we detail the programmability of the current-mode
PWL function. Section 5 shows the master–slave synchronization of two CMOS chaotic oscillators.
The layout of the chaotic oscillator has been performed using 0.35 µm CMOS technology, as shown in
Section 6, where we highlight post-layout simulations including PVT variations for the synchronization
of two seven-scroll chaotic attractors using generalized Hamiltonian forms and observer approach.
Finally, the conclusions are listed in Section 7.
2. OTA-Based Chaotic Oscillator Using a CMOS Programmable Current-Mode PWL Function
Chaotic oscillators have a complex dynamical behavior that is associated to their high sensitivity
to small variations in the initial conditions. They also have bounded trajectories in the phase space.
They possess at least one MLE and have a continuous power spectrum [39–46]. Chaotic oscillators can
be described by the state-space approach given by
x˙ = f(x, u, t)
y = h(x, u, t)
(1)
where the dot denotes differentiation with respect to time and the functions f() and h() are in general
nonlinear. In Equation (1), the variety of possible nonlinear functions is infinite, but, in some cases,
they can be approached by PWL functions leading to the state-space representation given by
x˙ = Ax + Bu
y = Cx + Du
(2)
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where A, B, C and D are matrices (possibly time-dependent) of appropriate dimensions. If the input
vector u is fixed or equals zero, the model describes an autonomous dynamical system.
Lets us consider the multi-scroll chaotic oscillator modeled by [26]:
x˙1 = x2
x˙2 = x3 (3)
x˙3 = −ax1 − bx2 − cx3 + d1 f (x1)
where a, b, c, and d1 are real and positive constants, and f (x1) models a saturated nonlinear
function (SNLF) series that can be approached by a PWL function, as already shown in [23,26,47,48].
In Equation (3), the coefficients a, b, c, and d1 must have appropriate values to estimate the quality of
chaotic behavior [49,50]. For example, one can evaluate Lyapunov exponents, Kaplan–York dimension
and entropy. In this work. we focus on evaluating Lyapunov exponents, which are asymptotic
measures characterizing the average rate of growth (or shrinkage) of small perturbations to the
solutions of a dynamical system [38], and provide quantitative measures of sensitivity of the system
response to small changes in initial conditions [35].
The Lyapunov exponents λi can be computed by applying numerical methods [35,36,41].
Furthermore, the optimization of Equation (3) requires varying the coefficients to obtain high values of
MLE, as already demonstrated in [31]. For instance, in [51], three meta-heuristics (genetic algorithms
(GA), differential evolution (DE), and particle swarm optimization (PSO)) have been applied to
optimize MLE. When the coefficient values are fixed to 0.7, as already done in [26,52], the MLE value
is 0.105422 to generate two-scroll, 0.138087 to generate three scrolls, 0.142087 to four scrolls, 0.134534
to five scrolls, 0.147785 to six scrolls, and 0.148159 to generate seven scrolls. However, after applying
GA, DE and PSO, the optimized MLE values increase according to Table 1, where we list the mean
value, standard deviation and coefficient values to generate two to seven scrolls.
The goal of this article is the introduction of a current-mode PWL function to design the chaotic
oscillator in Equation (3), using CMOS technology to program the generation of 2–7-scroll attractors.
That way, Table 1 is the reference to design the CMOS OTAs to accomplish the values of the coefficients
a, b, c, and d1. According to Trejo-Guerra et al. [14], there are very few integrated designs presented
in the literature with this purpose, and they only generate up to five-scroll attractors. In this article,
we highlight the design of a CMOS programmable current-mode PWL function to generate up to
seven-scroll. The main idea is sketched in Figure 1, where the PWL function is generated from an input
voltage (V+in − V−in ) to provides an output current Iq. This PWL function can be generated in either
voltage-mode hv() or current-mode hi(). This article details the CMOS design of the current-mode PWL
function labeled as saturated nonlinear function (SNLF) in Figure 2, which shows the OTA-capacitor
(gm − C) implementation of Equation (3), where the state variables are x1, x2 and x3. By applying
Kirchhoff’s current law to Figure 2, one gets Equation (4), where SNLF is described by f (x1), and the
equations resemble the original ones defined by Equation (3). The operating frequency is evaluated by
f = gm(x|y|z)/2piC.
x˙1 =
gmxx2
C
x˙2 =
gmyx3
C
(4)
x˙3 =
gmz
C
(− gmax1
gmf
− gmbx2
gmf
− gmcx3
gmf
+
gmd1 f (x1)
gmf
)
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Table 1. Optimized MLE values to generate 2–7-scroll attractors applying GA, DE and PSO [51].
Scrolls MLE Mean St.dev. Optimized Values for a, b, c, d1
2 GA 0.221986 0.216023 0.005391 [0.9816, 0.8410, 0.4988, 0.6540]
2 DE 0.222767 0.218224 0.001765 [1.0000, 0.8284, 0.5321, 1.0000]
2 PSO 0.223114 0.219041 0.002024 [0.9970, 0.8469, 0.5098, 0.9221]
3 GA 0.298260 0.283042 0.011624 [0.9895, 0.7774, 0.3560, 1.0000]
3 DE 0.297813 0.290483 0.002884 [1.0000, 0.7782, 0.3416, 1.0000]
3 PSO 0.301033 0.294377 0.003385 [1.0000, 0.7724, 0.3618, 0.9927]
4 GA 0.303209 0.289411 0.014313 [0.9367, 0.6894, 0.3204, 0.9896]
4 DE 0.310734 0.300321 0.006029 [0.9399, 0.7037, 0.2854, 0.9660]
4 PSO 0.315349 0.306306 0.004998 [0.9607, 0.7028, 0.2728, 0.9880]
5 GA 0.296158 0.281553 0.012683 [0.9810, 0.8134, 0.2931, 1.0000]
5 DE 0.321793 0.302033 0.009817 [0.9770, 0.6622, 0.2180, 1.0000]
5 PSO 0.322885 0.309523 0.007469 [0.9497, 0.6494, 0.2749, 0.9966]
6 GA 0.313739 0.298833 0.008199 [0.9520, 0.5422, 0.2819, 1.0000]
6 DE 0.323515 0.307036 0.006663 [0.9167, 0.5410, 0.2467, 0.9521]
6 PSO 0.324055 0.310436 0.009127 [0.9502, 0.5745, 0.2395, 0.9916]
7 GA 0.322424 0.304251 0.016513 [0.9815, 0.7355, 0.1961, 1.0000]
7 DE 0.323100 0.307249 0.009793 [0.9692, 0.5269, 0.2312, 1.0000]
7 PSO 0.332127 0.320217 0.009676 [0.9391, 0.5217, 0.2172, 0.9699]
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Figure 1. Voltage-to-current implementations of the PWL function in: voltage-mode hv(); and
current-mode hi().
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Figure 2. OTA-based implementation of Equation (3), where SNLF represents the PWL function in
current mode hi().
3. CMOS Design of the OTA Enabling the Proposed Current-Mode PWL Function
Figure 3 shows the CMOS topology of the OTA that is designed herein and allows programmability
of its transconductance gm. Its CMOS design combines a differential pair with source degeneration
to linearize gm, which is tuned by the feedback resistors R that are designed as active loads using
MOSFETs controlled by voltage Vc, as shown in Figure 4.
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Figure 3. CMOS OTA that allows programmability of gm.
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Figure 4. CMOS design of resistors R in Figure 3, allowing programmability of gm through Vc.
Looking at Table 1, the values of the optimized coefficients a, b and d1 are in the range
[0.5, 1], and coefficient c in the range [0.19, 0.5]. Therefore, to implement all those combinations
of coefficients, the OTA for the former case is designed herein with a central transconductance of
gm = 200 µA/V, and with a tunable range of ±50 µA/V. Considering the ranges of coefficient
c, the OTA is designed with a central transconductance of gm = 50 µA/V, and with a tunable
range of ±50 µA/V. Another OTA is designed to accomplish the slope k ≥ 10 required by the PWL
function, with a central transconductance of gm = 2 mA/V, and with a tunable range of ±500 µA/V.
According to Equation (4), to implement the coefficients to generate seven scrolls (see Table 1,
where [a, b, c, d1] = [0.93,0.52,0.21,0.96]), we select gmx = gmy = gmz = 200 µA/V, gma = 186 µA/V,
gmb = 104 µA/V, gmc = 41 µA/V and gmd = 1.92 mA/V.
The sizes of the OTA having a central value of gm = 200 µA/V are listed in Table 2. Table 3 lists
its electrical characteristics. The gm is tuned by the feedback resistors R controlled by Vc in the range
[−5 V, −3 V]. The sizes of the MOSFETs for the active loads R are: Mp1–Mp4, L = 2.1 µm, W = 3.8 µm,
and the multiplication factor M = 4.
The sizes for the OTA designed with a central transconductance of gm = 50 µA/V, are also
listed in Table 2, and Table 3 lists its performance characteristics. These OTAs with centered
transconductances at gm = 200 µA/V and gm = 50 µA/V are used to tune the coefficient values a, b, c,
and d1 listed in Table 1. The integrators and PWL function also require OTAs with transconductance
centered at gm = 2 mA/V. In this case, the transistor sizes are listed in Table 2, and Table 3 lists its
performance characteristics.
Table 2. Sizes of the OTA with different multiplicity (M) for the gm centered at 200 µA/V, 50 µA/V
and 2 mA/V.
MOSFET L (µm) W (µm) M for gm = 200 µA/V M for gm = 50 µA/V M for gm = 2 mA/V
Mbias 1.05 6.15 8 8 8
Mbn 1.05 6.40 16 16 16
Mn1, Mn2 1.05 29.65 8 8 8
Mp1, Mp2 1.05 15.7 8 8 8
Mp3 1.05 14.8 8 8 8
Mp4 1.05 16.8 8 2 80
Mn3 1.05 6.1 8 8 8
Mn4 1.05 6.6 8 2 80
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Table 3. Performance ranges of the programmable OTAs with gm centered at 200 µA/V, 50 µA/V and
2 mA/V.
Parameter gm = 200 µA/V gm = 50 µA/V gm = 2 mA/V Units
DC Gain 27.9–31.99 27.89–31.98 37.8–63.98 dB
Transconductance range 151.23–255.94 1.51–2.55 37.8–63.98 µA/V
Input dynamic range ±1.50–0.993 ±1.41–0.88 ± 1.61–2.55 V
Gain-BandWidth 18.04–29.52 5.55–9.37 32.59–45.36 MHz
Output offset 817.65–250.17 817.65–250.17 817.65–45.36 µA
Output capacitance 10 10 10 pF
Power consumption @ Ibias = 100 µA 1.6–1.68 1.4 7.47–7.92 mW
PWL techniques have been used extensively in circuits and systems theory to model nonlinear
characteristics of electronic devices [53,54], and to study a large class of nonlinear resistive
networks [55,56]. A SNLF series can be generated using the CMOS topology shown in Figure 5
to generate the PWL function that allows programmability of the break-points by tuning the currents
Ioffin, Ioffout and Isat to implement the required plateaus and slopes. This approach has the following
advantages: (1) the current mode circuits are in open loop configuration, being unconditionally stable;
(2) the current mode blocks have high frequency performance; (3) the simplicity and modularity of the
current-mode blocks make them very appropriate to approach a PWL function; (4) a small number
of transistors is required for each block; and (5) the current mode blocks allow programmability of
the breakpoints for each segment of the PWL function. It should be noted that, to generate a slope
k = 10, it is necessary to inject an input signal I′in = 10× Iin. All transistors have sizes L = 0.7 µm and
W = 3.5 µm, but the multiplicity is 4 for M1, M3 −M4 and 12 for M2.
Iin
Iout
Isat
-Isat
Isat
-Isat
Iin
Ioffin
Isat Isat Ioffout
Iout
Vdd
Vss
M1 M2 M3 M4
Figure 5. CMOS design of the PWL function by cascading simple current mirrors.
4. Integrated Multi-Scroll Chaotic Oscillator Using the Proposed Current Mode PWL Function
The majority of CMOS chaotic oscillators are based on OTAs. For example, the authors
in [57] highlighted the benefits of low-voltage implementation, integrability and electronic tunability.
Following this direction, in this work, we highlight the programmability of the PWL function enabled
through current mode cells and the transconductances of the OTAs to tune the fractional values of
the coefficients a, b, c, and d1 listed in Table 1. By using the current mode cell shown in Figure 5,
we propose the CMOS design sketched in Figure 6 to generate 2–7 scrolls by programming the parallel
connection of all the saturated blocks. The current mode blocks are modified by the shift currents
Ioffin and Ioffout. The saturated regions are limited by the bias current Isat. That way, to connect
n− 1 current mode blocks to generate n-scroll, a 3–8-bit decoder is designed. As one sees, the input
currents to each current mode block are copies of the input current Iin, generated from the class AB
current mirror shown in Figure 7. To generate seven scrolls, six copies of the input current are required.
The transistor sizes of the multi-output current mirror using 0.35 µm CMOS process from AMS are
listed in Table 4. The electrical characteristics are: current gain of 1.005, dynamic range of ±2 mA,
Rin = 1.168 KΩ, Rout = 748.4 KΩ, and Io f f set = 1.28 µA.
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Replication
Ioffin Isat Ioffout Decoder
Iin
Iout
Figure 6. Proposed programmable CMOS current mode PWL function to generate from two to
seven scrolls.
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Figure 7. Replication of the input current Iin.
Table 4. Sizes of the current mirror shown in Figure 7.
Transistor Length (µm) Width (µm) Multiplicity (M)
Mb, Mbn, Mbn1 1.05 12.15 8
Mbp, Mbp1 1.05 30.65 8
MN1 0.7 27.8 7
MN2 0.7 28.5 4
MP1 0.7 59.2 7
MP2 0.7 59.5 4
MP3 −MP9 2 49 4
MN3 −MN9 2 19.35 4
PVT variation simulations are performed to verify the robustness of our proposed current mode
block using the BSIM3v3 model. The tested corners are: (NMOS–PMOS) typical–typical, fast–fast,
fast–slow, slow–fast, and slow–slow (TT, FF, FS, SF, and SS, respectively) of the 0.35µm CMOS
technology. The temperature is swept from −20 ◦C to 100 ◦C in steps of 40 ◦C. Figures 8 and 9
show the PVT simulation results.
Graph1
 
(
A
)
−40u
−20u
0.0
20u
40u
60u
 AMPS(A)
−200u −100u 0.0 100u 200u
(A) : AMPS(A)
i(vp)_TT
i(vp)_FS
i(vp)_FF
i(vp)_SS
i(vp)_SF
(a)
Figure 8. Cont.
Electronics 2018, 7, 252 8 of 21
Graph1
 t(s)
0.0 200n 400n 600n 800n 1u 1.2u 1.4u
 
(
A
)
−60u
−40u
−20u
0.0
20u
40u
60u
(A) : t(s)
i(vp)_FF
i(vp)_SS
i(vp)_FS
i(vp)_SF
i(vp)_TT
(b)
Figure 8. PVT variations for Figure 6 at 5 MHz: (a) DC; and (b) time domain.
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Figure 9. Temperature variations of Figure 6 for the cases: (a) TT; (b) SF; (c) FS; (d) SS; and (e) FF.
Figure 10 shows the proposed circuit used to tune Io f f in shown in Figure 6. Its sizes are listed
in Table 5. Figure 11 shows the proposed circuit to tune Isat and Io f f out, and the transistor sizes are
listed in Table 6. Table 7 shows the digital control word and the activation outputs of the 3-to-7-bit
digital decoder, which is designed to select the number of current mode building blocks in Figure 6
for the generation of 2–7 scrolls. The output functions are shown in Figure 12, where O0 = A+ B+ C,
O1 = A+ B, O2 = A+ BC, O3 = A, O4 = AC+ AB, O5 = AB and O6 = ABC.
Ioutp
Ioutn
R
b
ia
s
Mb1
Mb2
Mn1
Mn2
Mn3
Mn4
Mp2
Mp1
Mp4
Mp3
Vdd
Vss
Figure 10. Proposed circuit to tune Io f fin in Figure 6.
Electronics 2018, 7, 252 10 of 21
R
b
ia
s
Mb1
Mb2
Mn1a
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Mn2a
Mn2b
...
...
Mn16a
Mn16b
Mn17a
Mn17b
Mn18a
Mn18b
Vss
Isat1 Ioffout1 Isat6 Ioffout6
...
Figure 11. Proposed circuit to tune Isat and Io f fout in Figure 6.
Table 5. Sizes of the circuit in Figure 10.
Transistor Length (µm) Width (µm) Multiplicity (M)
Mb1, Mn1 0.7 30 6
Mb2, Mn2 0.7 30 2
Mn3 0.7 30.2 6
Mn4 0.7 30.2 2
Mp1 0.7 90 2
Mp2 0.7 90 6
Mp3 0.7 92.4 2
Mp4 0.7 92.4 6
Table 6. Sizes of the circuit in Figure 11.
Transistor Length (µm) Width (µm) Multiplicity (M)
Mb1, Mn1 0.7 3.35 6
Mb2, Mn2 2.5 3.35 2
Mn1a, Mn2a 2.5 3.4 6
Mn1b, Mn2b 2.5 3.4 2
Mn3a, Mn2a 2.5 3.5 6
Mn3b, Mn2b 2.5 3.4 2
A B C
o
0
o
1
o
2
o
3
o
4
o
5
o
6
Figure 12. Logic gates to implement the decoder.
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Table 7. Decoder 3-to-7-bit control.
A B C O6 O5 O4 O3 O2 O1 O0 Scrolls
0 0 0 0 0 0 0 0 0 0 NA
0 0 1 0 0 0 0 0 0 1 2
0 1 0 0 0 0 0 0 1 1 3
0 1 1 0 0 0 0 1 1 1 4
1 0 0 0 0 0 1 1 1 1 5
1 0 1 0 0 1 1 1 1 1 6
1 1 0 0 1 1 1 1 1 1 7
1 1 1 1 1 1 1 1 1 1 NA
A PWL function to generate two scrolls is implemented by setting the decoder inputs
to logic A, B,C = [0, 0, 1], i.e., 1 = 1.65v and 0 = −1.65v. The shift currents are set to
Isat = Io f fout = 50 µA, and Io f fin = 0 µA. A PWL function to generate three scrolls is implemented by
setting A, B,C = [0, 1, 0], Isat = Io f fout = 40 µA, and Io f fin1,2 = ±440 µA. A PWL function to generate
four scrolls is implemented by setting A, B,C,= [011], Isat = Io f fout = 30 µA, Io f fin1,2 = 0 µA,
and Io f fin3,4 = ±660 µA. A PWL function to generate five scrolls is implemented by setting
A, B,C = [100], Isat = Io f fout = 24 µA, Io f fin1,2 = 264 µA, and Io f fin3,4 = ±792 µA. A PWL
function to generate six scrolls is implemented by setting A, B,C = [101], Isat = Io f fout = 20 µA,
Io f fin1,2 = 0 µA, Io f fin3,4 = ±440 µA, and Io f fin5,6 = ±880 µA. Finally, a PWL to generate seven
scrolls is implemented by setting A, B,C = [110], Isat = Io f fout = 17.14 µA, Io f fin1,2 = 188.54 µA,
Io f fin3,4 = ±565.73 µA, and Io f fin5,6 = ±942.81 µA. For this last case, we show the simulation results
in Figures 13–15, respectively, to conclude that, with adjustment of the current shifts, our proposed
current mode PWL function is robust to PVT variations and allows for programmability to choose any
value between two- and seven-scroll attractors.
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5. Master–Slave Synchronization of Two Chaotic Oscillators
Chaos synchronization is an important problem in nonlinear science. During the last three decades,
synchronization has received a great interest among various scientists [1–7]. The synchronization can
be seen as the property shared by some objects to express a uniform rate of coexistence. For example,
two harmonic oscillators can be synchronized if their periods are equal. However, for the case of
chaotic oscillators, the concepts of frequency and phase are not well defined and, therefore, two chaotic
oscillators can be synchronized if eventually, after a transitional time (a long or short time span),
the oscillations coincide exactly at all times despite both oscillators started at different initial conditions.
The idea of synchronizing two identical chaotic systems from different initial conditions was
introduced in the seminal work in [1]. After that, several synchronization schemes were introduced
in [50,58–66]. Besides, the practical applications of chaotic synchronization has some limitations to
accomplish identical synchronization. For example, parameter mismatch will probably destroy the
manifold of a synchronization. To deal with this issue, generalized synchronization approaches were
introduced [3,67]. In this manner, we perform the synchronization of two chaotic oscillators following
the approach given in [3]. Therefore, the chaos generator model from Equation (3) in Generalized
Hamiltonian form, is given byx˙1x˙2
x˙3
 =
 0 12b 12− 12b 0 1
− 12 −1 0
 ∂H
∂x
+
 0 12b − 1212b 0 0
− 12 0 −c
 ∂H
∂x
+
 00
d1 f (x1)
 (5)
The Hamiltonian energy function can be described by
H(x) =
1
2
[ax21 + bx
2
2 + x
2
3] (6)
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and the gradient vector can be described by
∂H
∂x
=
a 0 00 b 0
0 0 1

x1x2
x3
 =
ax1bx2
x3

The destabilizing vector field calls for x1 and x2 signals to be used as the outputs of the master
model (Equation (5)). The matrices C, S, and I are given by
C =
[
1
a 0 0
]
S =
 0 12b − 1212b 0 0
− 12 0 −c

I =
 0 12b 12− 12b 0 1
− 12 −1 0

The pair (C, S) is observable. Therefore, the nonlinear state observer for Equation (5) to be used as
the slave model is designed asξ˙1ξ˙2
ξ˙3
 =
 0 12b 12− 12b 0 1
− 12 −1 0
 ∂H
∂ξ
+
 0 12b − 1212b 0 0
− 12 0 −c
 ∂H
∂ξ
+
· · ·+
 00
d1 f (ξ)
+
k1k2
k3
 ey (7)
The gains ki, i = 1, 2, 3 must be selected to guarantee asymptotic exponential stability to zero of
the state reconstruction error trajectories (i.e., synchronization error e(t)). From Equations (5) and (7),
the synchronization error dynamics is governed [21] bye˙1e˙2
e˙3
 =
 0 12b 12− 12b 0 1
− 12 −1 0
 ∂H
∂e
+
 0 12b − 1212b 0 0
− 12 0 −c
 ∂H
∂e
+
k1k2
k3
 ey (8)
By setting K = (k1, k2, k3)T with k1 = 2, k2 = 5, k3 = 7, and considering the initial condition
X(0) = [0, 0, 0.1], ξ(0) = [1,−0.5, 3], we performed numerical simulations by using ode45 in MATLAB,
with a time integration of T = 2000 to generate four scrolls. Figure 16 shows the state trajectories of the
master and slave models described by Equations (5) and (7), respectively, and their synchronization.
The coincidence of the states is represented by a straight line with a unity-slope in the phase plane of
each state. The synchronization error is also shown in their transient evolution.
The proposed scheme for the synchronization of multi-scroll chaotic oscillators of the form shown
in Equation (3) using OTAs is shown in Figure 17. The vector K in Equation (7) is the observer gain
and it is adjusted by selecting the value of the OTA gmsync according to the sufficient conditions
for synchronization given in [3]. In all our simulations, the values of the transconductances were
evaluated as: gm f = gmx = gmy = gmz = 200 µA/V, and we used the values for a, b, c, d1 from the
cases listed in Table 1 for the PSO algorithm. Those values are tuned from the OTAs with these
equations: gma = agmf , gmb = bgmf , gmc = cgmf , and gmd = d1gmf .
Electronics 2018, 7, 252 15 of 21
−5 0 5
−1.5
−1
−0.5
0
0.5
1
1.5
(a)
−5 0 5
−1.5
−1
−0.5
0
0.5
1
1.5
(b)
0 10 20 30
−1
−0.5
0
0.5
0 10 20 30
−1
0
1
0 10 20 30
−4
−2
0
2
(c)
−5 0 5
−5
0
5
−1.5 −1 −0.5 0 0.5 1 1.5
−2
0
2
−1.5 −1 −0.5 0 0.5 1 1.5
−2
0
2
4
(d)
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(a) master oscillator; (b) slave oscillator; (c) error synchronization; and (d) error phase diagram for the
states of the master x and the slave ξ.
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6. Layout and Post-Layout Simulations of the Synchronization of Two Multi-Scroll
Chaotic Oscillators
The layout of our proposed CMOS programmable current-mode PWL function in Figure 6 is
shown in Figure 18. It is used in the complete layout of the OTA-based CMOS multi-scroll chaotic
oscillator shown in Figure 19. The dimension of the silicon area is 900 µm × 350 µm. A total of
2005 elements and 175 nodes were required, and a total of 21 inputs/outputs were considered to
design the pad frame that contains a protection diode, Vdd, Vss and open contacts to connect the
manufactured designs.
Figure 18. Proposed SNLF Blocks Layout.
Figure 19. Multi-scroll chaotic oscillator layout
The layout of the CMOS multi-scroll chaotic oscillator was designed by using Tanner suite
version 16.2, and the post-layout simulations demonstrate that effectively we can program the proposed
CMOS current-mode PWL function to generate 2–7 scrolls, as shown in Figure 20. External integration
capacitances are used to control the spectra scaling of the system. A 0.5 pF parasitic capacitance and an
inductor L = 2nH have been introduced in the simulation at the outputs of the state variables, which
resemble the internal IC parasitic elements of the circuit and the pad frame.
A 20 pF parasitic capacitance associated to an oscilloscope was included at the outputs of the
state variables, and an external integrator capacitance of C = 30pF was used, calculated to correspond
to a 636.62 kHz dominant frequency. Higher frequencies of chaotic oscillation can be reached using
bipolar technology [68] to compete with digital implementations [69]. In Figure 20, it can be seen
the good synchronization for all the cases when plotting the state variables of the master oscillator
x vs. the slave oscillator ξ. This leads us to conclude that these multi-scroll chaotic attractors are robust
to PVT variations, they allow programmability to generate 2–7 scrolls, and therefore are quite suitable
for the development of applications like chaotic secure communication systems.
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7. Conclusions
We have introduced a new CMOS current-mode programmable PWL function using 0.35 µm
CMOS technology of AMS. It is used to design a CMOS chaotic oscillator that can be programmed to
generate 2–7-scroll attractors. The coefficients a, b, c, d1 of this chaotic oscillator were tuned by designing
programmable OTAs. Using two chaotic oscillators, we showed the implementation of a synchronized
master–slave topology, performed by generalized Hamiltonian forms and observer approach.
It was highlighted that the required PWL function, considered as a saturated nonlinear
function (SNLF) series, can be implemented in current-mode, and one can take control of the
break-points and slopes of the linear segments. The simulation results showed that our CMOS
multi-scroll chaotic oscillator is robust to PVT variations. Finally, the simulations performed after
the layout parasitic extraction, and the five PVT corner analysis and four temperatures (−20 ◦C,
20 ◦C, 60 ◦C and 100 ◦C), demonstrate the suitability of our proposed CMOS chaotic oscillator
to be used in engineering applications, such as chaotic secure communication systems, healthcare
informatics, security, Internet of Things, and so on. These practical applications require low-power
consuming circuits, such as our proposed CMOS chaotic oscillator that is also quite suitable to
enhance wireless systems.
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